

FORM PTO-892		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		SERIAL NO. 09/321,611	GROUP ART UNIT 2133	ATTACHMENT TO PAPER NO.	6
NOTICE OF REFERENCES CITED				APPLICANT(S) QU, DONGHUI			
U.S. PATENT DOCUMENTS							
*		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	A	5,199,070	3/1993	Matsuzaki et al.	380	30	
	B	6,125,380	9/2000	Chung	708	650	
	C	6,275,311	8/2001	Boffi	359	107	
	D						
	E						
	F						
	G						
	H						
	I						
	J						
	K						
FOREIGN PATENT DOCUMENTS							
*		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB- CLASS
	L						
	M						
	N						
	O						
	P						
	Q						
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)							
	R	Orton et al. (New fault tolerant techniques for residue number systems; IEEE, page(s): 1453 - 1464; Nov. 1992)					
	S	Stout (Basic Electrical Measurements; 2d Ed., 1960; pages 82-85.)					
	T	Burgess (Efficient RNS to binary conversion using high-radix SRT division; IEEE; page(s): 1240 - 1243 ; 1-4 Nov. 1998)					
	U	Gala et al. (A high speed VLSI algorithm for A*B modulo N; IEEE, page(s): 389 - 392 vol.1; 12-14 Aug. 1990)					
EXAMINER GUY J. LAMARRE, P.E.			DATE September 28, 2001		Form892ccs2106b		
* A copy of this reference is not being furnished with this office action. (See Manual of Patent Examining Procedure, section 707.05(a).)							

FORM PTO-892		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		SERIAL NO. 09/321,611	GROUP ART UNIT 2133	ATTACHMENT TO PAPER NO.	6
NOTICE OF REFERENCES CITED				APPLICANT(S) QU, DONGHUI			
U.S. PATENT DOCUMENTS							
*		DOCUMENT NO.	DATE	NAME	CLASS	SUB- CLASS	FILING DATE
	A						
	B						
	C						
	D						
	E						
	F						
	G						
	H						
	I						
	J						
	K						
FOREIGN PATENT DOCUMENTS							
*		DOCUMENT NO.	DATE	COUNTRY	NAME	CLASS	SUB- CLASS
	L						
	M						
	N						
	O						
	P						
	Q						
OTHER REFERENCES (Including Author, Title, Date, Pertinent Pages, Etc.)							
	R	Bini et al. (Improved parallel polynomial division and its extensions; IEEE, page(s): 131 - 136; 24-27 Oct. 1992					
	S	Saha, A et al. (Design and FPGA implementation of efficient integer arithmetic algorithms; IEEE, page(s): 4 p; 4-7 April 1993)					
	T						
	U						
EXAMINER			DATE				
GUY J. LAMARRE, P.E.			September 28, 2001				
Form892ccs2106b							
* A copy of this reference is not being furnished with this office action. (See Manual of Patent Examining Procedure, section 707.05(a).)							